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Monte Carlo simulation is one of the most widely used techniques for computationally intensive
simulations in mathematical analysis and modeling. A multivariate Gaussian random number
generator is one of the main building blocks of such a system. Field Programmable Gate Arrays
(FPGAs) are gaining increased popularity as an alternative means to the traditional general
purpose processors targeting the acceleration of the computationally expensive random number
generator block. This article presents a novel approach for mapping a multivariate Gaussian
random number generator onto an FPGA by optimizing the computational path in terms of
hardware resource usage subject to an acceptable error in the approximation of the distribution
of interest. The proposed approach is based on the Eigenvalue decomposition algorithm which
leads to a design with different precision requirements in the computational paths. An analysis
on the impact of the error due to truncation/rounding operation along the computational path is
performed and an analytical expression of the error inserted into the system is presented. Based
on the error analysis, three algorithms that optimize the resource utilization and at the same time
minimize the error in the output of the system are presented and compared. Experimental results
reveal that the hardware resource usage on an FPGA as well as the error in the approximation
of the distribution of interest are significantly reduced by the use of the optimization techniques
introduced in the proposed approach.
Categories and Subject Descriptors: B.2.1 [Hardware]:
General Terms: Hardware Architecture Optimization
Additional Key Words and Phrases: Multivariate Gaussian Distribution, Word-length optimiza-
tion, FPGA
1. INTRODUCTION
Monte Carlo (MC) simulation is a well known technique which is widely used in
a variety of applications, especially in stochastic scientific processes and financial
modeling [Glasserman 2004]. The computation of value-at-risk [Glasserman et al.
2000] and credit-risk calculation [Glasserman and Li 2003] are some of the examples
of financial applications which heavily rely on these simulations under which many
financial instruments can be modeled. At the heart of a Monte Carlo simulation
Authors’ address: C. Saiprasert, C.-S. Bouganis and G. A. Constantinides,
Department of Electrical and Electronic Engineering, Imperial College London, London SW7
2AZ, United Kingdom; email: cs405@imperial.ac.uk.
Permission to make digital/hard copy of all or part of this material without fee for personal
or classroom use provided that the copies are not made or distributed for profit or commercial
advantage, the ACM copyright/server notice, the title of the publication, and its date appear, and
notice is given that copying is by permission of the ACM, Inc. To copy otherwise, to republish,
to post on servers, or to redistribute to lists requires prior specific permission and/or a fee.
c© 20 ACM 1529-3785/20/0700-0001 $5.00
ACM Transactions on Computational Logic, Vol. , No. , 20, Pages 1–0??.
2 · Chalermpol Saiprasert et al.
lies a sequence of randomly generated numbers, which is one of the essential prereq-
uisites for almost all Monte Carlo simulations. These random numbers are drawn
from a variety of distributions where the most commonly in use is the multivariate
Gaussian distribution. Hence, a key component in any Monte Carlo simulation is
a multivariate Gaussian random number generator (MVGRNG).
In recent years, there is an increasingly high demand for computationally in-
tensive calculations in finance due to the ever increasing number of assets and
portfolios size. Traditionally, the random number generator and the financial ap-
plication itself have been implemented on general purpose processors. Recently,
alternative methods based on Graphics Processing Unit (GPU) [Thomas et al.
2009] and Field Programmable Gate Array (FPGA) [Woods and VanCourt 2008]
[Thomas and Luk 2008a] have gained a great deal of attention due to their higher
throughput performance and lower power consumption. In this work we target
an FPGA device due to its capability to provide fine-grain parallelism and recon-
figurability. Existing works in the literature concerning hardware acceleration of
financial applications include the calculation of Monte Carlo based credit derivative
pricing [Kaganov et al. 2008] and interest rates simulation [Thomas et al. 2007]. In
order to maximize the performance of the system, many researches have focused
on the minimization of the hardware resources occupied by the random number
generator. In the case where a mapping of a multivariate Gaussian random num-
ber generator to an FPGA platform is targeted, three pieces of work have been
published so far in the literature [Thomas and Luk 2008b], [Saiprasert et al. 2008]
and [Saiprasert et al. 2009]. The approach in [Thomas and Luk 2008b] is based on
Cholesky decomposition and is capable of producing samples at a high throughput,
but it lacks the flexibility to produce an architecture for any given resource con-
straints. This has been addressed by the technique proposed in [Saiprasert et al.
2008] which offers the flexibility to accommodate a range of resource constraints
when certain conditions are met. However, the approach in [Saiprasert et al. 2008]
does not exploit the full flexibility of the design space since the precision of the
datapath is kept fixed throughout the design. This precision issue has been taken
into account in [Saiprasert et al. 2009] where word-length optimization techniques
are utilized in order to produce an architecture which consists of multiple precisions
in its datapath.
This article presents in more depth the main ideas of our previous work in
[Saiprasert et al. 2009], and introduces two new algorithms for the design opti-
mization of the multivariate Gaussian random number generator block. The major
contributions of this article are as follows:
—The use of Eigenvalue decomposition algorithm to minimize the hardware re-
source utilization of a multivariate Gaussian random number generator. The use
of the proposed approach leads to a design that consists of computational paths
with different precision requirements. This methodology produces designs with
reduced resource usage in comparison to existing approaches without degrading
the quality of the system’s output.
—An in-depth error analysis on the impact of the error due to truncation/rounding
operations in the datapath is performed providing an analytical expression of such
injected error into the system.
ACM Transactions on Computational Logic, Vol. , No. , 20.
An Optimized Hardware Architecture of a MVGRNG · 3
—Two novel methodologies to combat the impact of the truncation/rounding error
are introduced, targeting the production of random samples whose distribution
is as close as possible to the target distribution of interest.
2. GENERATION OF MULTIVARIATE GAUSSIAN RANDOM NUMBERS
An important pre-requisite to the generation of multivariate Gaussian samples is
a set of independent univariate Gaussian samples. Many methodologies exist in
the literature for the generation of univariate Gaussian random numbers. These
include the Ziggurat method [Marsaglia and Tsang 2000], the Wallace method
[Wallace 1996] and the Box-Muller method [Box and Muller 1958]. All of the above
methods have been implemented on an FPGA [Lee et al. 2005], [Lee et al. 2006] and
[Zhang et al. 2005]. An extensive review of these techniques has been performed in
[Thomas et al. 2007] where it has been concluded that the Wallace method has the
highest throughput while the Ziggurat method comes second.
This work focuses on the multivariate Gaussian random distribution which is
defined by two parameters, its mean denoted by m and its covariance matrix Σ.
Many techniques have been deployed to generate random samples from this distri-
bution and some of the most widely used are the Cholesky Factorization technique
and the Singular Value Decomposition algorithm.
2.1 Cholesky Factorization
Given a target multivariate Gaussian random distribution with meanm and covari-
ance Σ, random samples from such a distribution using the Cholesky factorization
technique are generated as follows. Initially, the covariance matrix Σ is decomposed
using Cholesky decomposition into a product of a lower triangular matrix A and
its transpose, Σ = AAT [Glasserman 2004]. The required samples x are gener-
ated through a linear combination of univariate Gaussian samples z that follow a
standard Gaussian distribution N(0, I) as in (1).
x =m+Az. (1)
Due to the lower triangular property of matrixA, the number of computations are
reduced by almost a factor of two in comparison to full matrix-vector multiplication.
Hence, this method is widely used in software-based applications as well as in some
hardware approaches as in [Thomas and Luk 2008b]. It should be noted that this
method is only applicable when the covariance matrix Σ is positive-definite.
2.2 Approximation of Covariance Matrix using Eigenvalue Decomposition Algorithm
An alternative method is to decompose Σ by Eigenvalue decomposition [Chan and
Wong 2006]. A technique known as Singular Value Decomposition (SVD) algorithm
which expresses a matrix as a linear combination of three separable matrices [Press
et al. 1992] is used in this approach. Using SVD, Σ can be expressed as Σ = UΛUT
where U is an orthogonal matrix (UUT = I) containing eigenvectors u1, ...,uN
while Λ is a diagonal matrix with diagonal elements being eigenvalues λ1, ..., λN .
By lettingA = UΛ1/2, multivariate Gaussian random samples that follow N(m,Σ)
can be generated as in (2), where z ∼ N(0, I).
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x = Az+m
= UΛ1/2z+m
= (
√
λ1u1z1 +
√
λ2u2z2 + ...+
√
λNuNzN ) +m
=
K∑
i=1
(
√
λiuizi) +m. (2)
The value of K, which is the number of decomposition levels, should equal to the
rank of the covariance matrix Σ for full representation. Thus, the covariance matrix
of the original distribution Σ can be approximated by taking into account K levels
of decomposition where K ≤ rank(Σ).
By approximating the covariance matrix Σ using K levels of decomposition,
an error is introduced to the system due to the deviation of the approximated
covariance matrix from the original one. In this work, the metric that is used to
quantify this error is the mean square error which is given in (3).
F (Σ,Σ) :=
1
N2
‖Σ−Σ‖2, (3)
whereΣ denotes the approximated covariance matrix and ‖.‖ denotes the Frobenius
norm.
As it will be demonstrated later on in this article, the decomposition introduced
in this section enables us to exploit the different precision requirements of each
decomposition level leading to an optimized hardware design. To the best of au-
thors knowledge, this technique has not previously been applied to the hardware
implementation of a multivariate Gaussian random number generator.
3. RELATED WORK
The first FPGA-based multivariate Gaussian random number generator has been
published by Thomas and Luk [Thomas and Luk 2008b]. Their approach is based
on factorizing the input covariance matrix using Cholesky decomposition in order to
take advantage of the lower triangular property of the resulting matrix. The design
has the capability to serially generate a vector of multivariate Gaussian random
numbers every N clock cycles where N denotes the dimensionality of the distrib-
ution. The authors map the multiply-add operation in the algorithm onto DSP48
blocks on an FPGA, requiring N blocks for an N -dimensional Gaussian distrib-
ution. One apparent shortcoming of their approach is the restriction in resource
allocation since the dimension of the distribution under consideration dictates the
number of required DSP48 blocks on the FPGA.
An alternative approach has been proposed in [Saiprasert et al. 2008] to solve
the problem encountered in [Thomas and Luk 2008b], where an algorithm based on
the use of Singular Value Decomposition algorithm was introduced to approximate
the lower triangular matrix A, the result of applying Cholesky decomposition on
the covariance matrix Σ, by trading off “accuracy” for an improved resource usage.
In [Saiprasert et al. 2008], “accuracy” is defined as the mean square error in the
approximation of the input covariance matrix Σ. The approach in [Saiprasert et al.
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2008] requires 2K DSP48 blocks to produce a vector of size N , where K denotes
the number of decomposition levels required to approximate the lower triangular
matrix A within a certain accuracy using the SVD algorithm. The resource usage
can be reduced in comparison to [Thomas and Luk 2008b] if K is less than N/2
while the generated architecture achieves the same throughput performance. As
well as an improved resource usage, which is data dependent, this approach offers
the flexibility to produce a hardware system that meets any given resource con-
straint. That is the dimensionality of the Gaussian distribution no longer dictates
the number of required DSP48 blocks by trading off the “accuracy” in the approxi-
mation of Σ. However, it has been shown in [Saiprasert et al. 2008] that allocation
of a fixed precision to all of the computation paths of the design does not lead to
the optimum resource utilization.
4. PROPOSED HARDWARE ARCHITECTURE
This section describes the hardware architecture for an FPGA implementation of
a multivariate Gaussian random number generator using the proposed approach,
which is based on the Eigenvalue decomposition algorithm. For the remainder
of this paper we will focus on the generation of random samples from a central-
ized Gaussian distribution, that is a distribution with zero mean. Any other non-
centralized distribution with the same covariance can be produced by a simple offset
of the generated vectors. Consider a covariance matrix Σ, the proposed algorithm
applies the Eigenvalue decomposition algorithm to express Σ = UΛUT . According
to (2), the random samples can be generated as in (4)
x =
N∑
i=1
√
λiuizi '
N∑
i=1
cizi, (4)
where ci denotes a product of
√
λi · ui after quantization with the desired word-
length for the remainder of this paper. In this work, the vectors ci are calculated
by feeding back the error due to quantization of the previous decomposition levels,
a method that was introduced in [Bouganis et al. 2009].
The multivariate Gaussian samples are generated as the sum of products of c
and z and, thus, the various decomposition levels i are mapped onto computational
blocks (CB) designed for an FPGA. Each CB contains the hardware which performs
the multiply-add operation. The architecture is mapped to logic elements only, so
that the precision of the datapath can be varied as opposed to [Thomas and Luk
2008b] and [Saiprasert et al. 2008] where the precision of the architecture is fixed
to 18bits as only DSP48 blocks are utilized. As it will be demonstrated later,
quantizing the coefficients of the vectors ci to lower bit widths could be sufficient
depending on the structure of the matrix under consideration.
The overall architecture of a multivariate Gaussian random number generator is
constructed from a combination of CBs. An instance is shown in Figure 1 where
five blocks are used with different precisions namely p1, p2, p3, p4 and p5. In the
figure, ci denotes the vector coefficient at ith decomposition level while z denotes
the univariate Gaussian random numbers. The above precisions refer to the word-
length of the coefficients. The word-length of z is fixed to a user-specified precision.
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Fig. 1. Hardware architecture.
The precision in the adder path, which runs through all of the computation blocks
is fixed to pt, the maximum precision out of the precisions of all CBs used. The
GRNG block denotes the univariate Gaussian random number generator which
produces z, the univariate Gaussian random samples. The memory block is used to
store the coefficients. The memory block can be instantiated as either block RAMs
or registers. In this work, registers are deployed for small matrix order (N < 20)
while block RAMs are used for larger matrix order.
In order for an improved throughput performance to be achieved, the operation
is pipelined so that all the computational blocks operate in parallel. As far as the
number representation is concerned, fixed point precision is used throughout the en-
tire design. Fixed point arithmetic produces designs which consume fewer resources
and operate at a higher frequency in comparison to floating point arithmetic. The
Eigenvalue decomposition algorithm also provides an ordering of the coefficients ac-
cording to their dynamic range. This has been exploited by the proposed algorithm
in order for the resulting design to perform computations between intermediate re-
sults of similar dynamic range. A significant advantage of this is that the error
due to truncation operations is minimized, as it will be demonstrated later in this
paper.
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Fig. 2. An architecture for a 2D MVGRNG.
5. ANALYSIS OF APPROXIMATION ERROR
Let us consider a 2D Gaussian random number generator. An instance of the hard-
ware architecture required to generate a 2-dimensional vector x is illustrated in
Figure 2 where two multipliers and an adder are utilized to map the expression
in (2) to generate random samples. Due to the use of fixed point number repre-
sentation in this work, the coefficients of the covariance matrix are quantized to
a certain precision. In this article, the following notation is used. ckj denotes a
coefficient in a vector c, where j denotes the position of that coefficient in the
vector and k denotes the decomposition level. Hence, c11 and c
1
2 are the quantized
coefficients that correspond to the first decomposition level while c21 and c
2
2 are the
quantized coefficients of the second decomposition level. The numbers on the data-
paths denote the word-length employed. “T” represents a truncation block, where
the word-length of the signal is truncated to the specified precision, while “R” is
a block which subtracts a bias from the generated samples. The details regarding
this block will be discussed later.
The proposed system generates a random vector x from univariate random sam-
ples z1, z2 ∼ N(0, 1) as described in (5). Note that the truncation of the datapath
introduces an error e to the system.[
x1
x2
]
=
([
c11
c12
]
z1 +
[
e11
e12
])
+
([
c21
c22
]
z2 +
[
e21
e22
])
. (5)
The expected value of the random vectors x in (5) is:
E
{[
x1
x2
]}
=
[
E{c11z1 + e11 + c21z2 + e21}
E{c12z1 + e12 + c22z2 + e22}
]
=
[
E{e11}+ E{e21}
E{e12}+ E{e22}
]
, (6)
since E{z} is zero. The expression in (6) implies that there is a bias in the generated
samples due to the truncation operation. Thus, the mean of the generated samples
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is no longer zero. This bias must be removed before outputting the final samples.
We denote the samples with zero mean as xˆ which are expressed as:
[
xˆ1
xˆ2
]
=
[
x1
x2
]
−
[
E{e11}+ E{e21}
E{e12}+ E{e22}
]
. (7)
This operation is realized through block “R” in Figure 2. The covariance matrix Σ
of the generated samples xˆ is given in (8).
Σ = E{xˆxˆT } − E{xˆ}E{xˆ}T
= E
{[
xˆ1
xˆ2
] [
xˆ1
xˆ2
]T}
=
[
E{xˆ21} E{xˆ1xˆ2}
E{xˆ2xˆ1} E{xˆ22}
]
. (8)
The non-diagonal elements in the covariance matrix is given by the expectation
E{xˆ1xˆ2} as in (9).
E{xˆ1xˆ2} = c11c12 + c21c22 + E{e11e12}E{e21e22} − E{e11}E{e12} − E{e21}E{e22}
= E{x1x2}input + ρe11e12σe11σe12 + ρe21e22σe21σe22
(9)
where E{x1x2}input denotes the input targeted covariance between xˆ1 and xˆ2 and
ρe11e12 and ρe21e22 are the correlation between e
1
1 and e
1
2, and between e
2
1 and e
2
2
respectively. The variance of the error inserted to the system due to truncation of
a signal (p1, d) to a signal (p2, d) is given by (10).
σ2e =
1
12
22d(2−2p2 − 2−2p1), (10)
where p denotes the word-length of the signal and d refers to its scale [Constan-
tinides et al. 2004]. In addition, E{e} is given by −2d−1(2−p2 − 2−p1). Simi-
larly, the diagonal elements of the sample covariance matrix can be expressed as
E{xˆ21} = E{x21}input+σ2e11+σ
2
e12
and E{xˆ22} = E{x22}input+σ2e21+σ
2
e22
. Note that the
above analysis does not take into account the truncation operations in the adder
path of the architecture. Thus the covariance matrix of the generated samples is
given in (11).
Σ = CK +W, (11)
where CK is a matrix that approximates the input covariance matrix Σ using K
levels of decomposition taking into consideration the quantization effects andW is
an expected truncation error matrix. In general, for any given covariance matrix
of order N , an approximation using K decomposition levels leads to an expected
truncation error matrix W where its element wi,j is given in (12). Note that wi,j
is an error due to the correlation of truncation errors from samples xi and xj .
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wi,j =
K∑
k=1
ρeki ekj σeki σekj (12)
For the diagonal elements of W, wi,i, the correlation ρeki eki is one. Hence, the
expression in (12) is simplified to
∑K
k=1 σ
2
eki
. The expression in (12) illustrates that
the correlation of the truncation errors of each computational block contributes to
the final approximation error of the covariance matrix.
Throughout this section, we have focused on the discussion of the error in the
approximation of the covariance matrix due to truncation operations in the data-
path. An alternative to a truncation operation is rounding. In this case, the same
error analysis applies but with the exception of the bias being zero.
5.1 Impact of Correlation of Truncation Errors
Let us consider two coefficients c1 and c2 that belong to the same vector of the same
decomposition level. In the proposed architecture, the coefficients c1 and c2 are
multiplied with z in order to generate the samples x1 and x2. Since the coefficients
are fixed for the given distribution of interest, a correlation is introduced between
the truncation errors from the two computational paths, which is a function of the
coefficients, ρ(c1, c2). The two truncation errors are described in (13)
e1 = c1z − [c1z]tr
e2 = c2z − [c2z]tr,
(13)
where [.]tr denotes the truncated version of the expression. The correlation ρ is
independent of any scaling of the random sequence z. By multiplying the sequence
of random samples z by α, the expressions of the truncation errors are given in (14)
e′1 = c1(αz)− [c1(αz)]tr = (αc1)z − [(αc1)z]tr
e′2 = c2(αz)− [c2(αz)]tr = (αc2)z − [(αc2)z]tr,
(14)
having the same correlation as before. Thus,
ρ(αc1, αc2) = ρ(c1, c2). (15)
We can set α to be 1c2 , resulting to ρ(c1, c2) = ρ(
c1
c2
, 1) = ρ( c1c2 ), which implies
that the correlation is a function of the ratio of the coefficients, and not of their
individual values.
Figure 3 illustrates the correlation between the truncation errors e1 and e2 for
different values of the ratio c1c2 . The data has been collected through computer
simulations. In this graph, the relationship between the coefficients is expressed as
a ratio of the two coefficients under consideration in order to construct a generic
reference graph for all possible value of coefficients. The corresponding p-values are
under the 0.05 threshold.
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Fig. 3. Correlation between truncation errors.
6. PROPOSED METHODOLOGY
In section 4, a hardware architecture based on the Eigenvalue decomposition al-
gorithm of the covariance matrix has been introduced, and an error analysis has
been performed in section 5. In this section, the methodology of mapping such
architecture to reconfigurable hardware is described.
In this work we have focused on the use of mean square error of the approxima-
tion error between the input covariance matrixΣ and the sample covariance matrix.
However, the proposed approach can be generalized to optimize other metrics as
well. Considering the mean square error as our target metric, we propose three
different approaches for the selection of appropriate coefficients for each decompo-
sition level. The selection criteria in Algorithm 1 is based on the minimization of the
quantization error only. In Algorithm 2, the coefficients are selected with respect to
the minimization of the overall approximation error which takes into account the
quantization and the truncation error. In Algorithm 3 an optimization technique is
introduced, which minimizes the correlation between the truncation errors leading
to an optimized total approximation error. All the proposed algorithms are itera-
tive. In each iteration, a new decomposition level in the matrix approximation is
introduced, and its coefficients are estimated.
6.1 Algorithm 1
Algorithm 1 selects the appropriate coefficients based on the minimization of the
quantization error only. The objective function in each decomposition level is given
in (16).
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f1(cK) =
1
N2
‖RK−1 − (cKcTK)‖2, (16)
where the RK−1 denotes the remaining of the original covariance matrix after K−1
levels of decomposition, where R0 is defined as the original covariance matrix at the
start of the algorithm. Hence, the objective function in Algorithm 1 optimizes for
the mean square error of the difference between the remaining portion of the original
covariance matrix and the estimated covariance matrix including K decomposition
levels. It is important to note that the objective function of the optimization in this
algorithm does not take into account the error due to the truncation operations.
The approximation error is due to the quantization of the coefficients only.
6.2 Algorithm 2
In Algorithm 2, the overall approximation error of the covariance matrix which
consists of quantization and truncation errors is taken into account. The objective
function for the minimization of the approximation error is expressed as in (17).
f2(cK) =
1
N2
‖RK−1 − (cKcTK +W)‖2, (17)
where W denotes the expected error due to truncation/rounding operations in the
datapath. Similar to Algorithm 1, RK−1 denotes the remaining of the original
covariance matrix after K − 1 levels of decomposition. In each iteration the algo-
rithm select the coefficients which minimize the approximation error of the original
covariance matrix with respect to the estimated sample covariance matrix, taking
into account the correlation due to truncation/rounding operations.
6.3 Algorithm 3
In order to combat the effects of error due to the truncation in datapath, an opti-
mization technique is introduced in Algorithm 3. Similar to Algorithm 2, the main
objective of this algorithm is to select the coefficients based on the minimization
of the quantization error and the expected truncation error. The added feature is
that at each decomposition level the algorithm searches for the coefficients which
minimize the overall quantization and the expected truncation errors. The start-
ing point of the search is given by the coefficients obtained after the Eigenvalue
Decomposition algorithm which only minimize the quantization error. Then, the
algorithm optimizes the error in the approximation of the original covariance matrix
by minimizing the objective function in (18).
f3(cK) =
1
N2
‖RK−1 − (cKcTK +W(ρ(cK)))‖2, (18)
where the expected truncation errorW is a function of the correlation between the
truncations errors of any pair of coefficients in the vector cK . The optimization
takes into account the information depicted in Figure 3 in order to find the coeffi-
cients that minimize (18). In summary, the algorithm tries to steer the coefficients
away from the peaks, which represent high correlations, minimizing at the same
time the overall matrix approximation under the mean square error metric.
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6.4 Overview of Proposed Approach
The objective of this work is to generate random samples from a multivariate
Gaussian distribution using a hardware architecture implemented on an FPGA.
Similar to the existing approaches, the elements of each random vector are serially
generated resulting to a throughput of one vector per N clock cycles for an N
dimensional Gaussian distribution.
The main feature of the proposed methodology is its ability to exploit different
precision requirements for various parts of the system in order to achieve a design
that has the least error in the approximation of the input covariance matrixΣ under
the mean square error metric and at the same time the least area requirements.
Since the full exploration of all possible precision requirements for each computa-
tional path is computationally expensive, the proposed approach exploits a subset of
the possible designs by introducing a library containing pre-defined hardware com-
putational blocks with different user-specified precisions for the implementation of
each computational path. Therefore, there is a trade-off between the complexity
of the search stage and the optimality of the obtained result. The objective of the
exploration is to determine the best combination of CBs in order to construct a
design which has the minimum approximation error with the minimum resource
usage.
In order to visualize the full functionality of the proposed approach, the overall
structure of this methodology is illustrated in Figure 4, in which there are two
main processes. The first process is the proposed algorithm which decomposes
any given covariance matrix for a specified approximation error. The hardware
library contains information regarding the pre-defined hardware blocks including
the word-length and the corresponding resource usage of each block. Finally, the
second process generates VHDL files based on the information acquired from the
first process together with the specification from the hardware library. The en-
tire process is fully automated and parameterizable to accommodate any type of
resources and any precision requirements.
6.5 Overall Methodology
In this section, an overall description of the proposed methodology is given, which
is depicted in Figure 5. The inputs to the system are a covariance matrix Σ, the
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Fig. 5. Outline of the proposed algorithm.
allowed resource usage (in LUTs), a set of types of CBs that are available along
with resource usage information for each CB and the word-length of its datapath,
and finally the target approximation error between the original input matrix and
the expected covariance matrix. Note that the proposed methodology is fully pa-
rameterized such that it is able to support any number of pre-defined hardware
blocks.
The proposed methodology is divided into three stages. In the first stage, the
covariance matrix Σ is decomposed into a vector c and its transpose. Then, the
vectors are converted into fixed point representation using one of the pre-defined
available word-lengths. The effect of decomposing Σ and mapping it into different
precision hardware blocks gives rise to a number of designs for exploration.
The second stage of the algorithm estimates the approximation error for all of
the possible designs using the three proposed algorithms. Note that the possible
values of the coefficients are determined by the precisions of the CBs during the
optimization of the objective functions in all algorithms. In the third stage of
the algorithm, any inferior designs are discarded. An inferior design is a design
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which, in comparison to another design, uses more hardware resources but produces
worse approximation error. Thus, the proposed algorithm is optimizing for the
ApproximationError − Area design space. In order to further tune the required
search time, a parameter called “pool size” is introduced. A pool size indicates the
maximum number of designs to be kept from one iteration to the next during the
execution of the algorithm. The last step of this stage is to calculate the remainder
of the original matrixΣ which will be used as a starting matrix in the next iteration.
These steps are repeated until the design with the minimum approximation error
meets the target value specified by the user.
7. PERFORMANCE EVALUATION
The designs generated from the proposed methodology have been implemented on
a Stratix III EP3SE50F484C2 FPGA from Altera and Quartus II was utilized as a
hardware synthesis tool. With regard to the word-length of the univariate samples
z, a fixed 18 bits precision is allocated throughout the entire design. z is an 18 bit
signed number with 3 bits dedicated for the integer part and 14 bits dedicated for
the decimal part. Hence, approximately 99.7% of the dynamic range of a standard
normal distribution can be represented.
7.1 Library Construction
The set of computational blocks (CBs) that is used in the proposed framework
is chosen in order to cover the range between 4 to 18 bits precision in an almost
uniform way. Four CBs with 4, 9, 15 and 18 bits precision have been pre-defined
in the hardware library for the construction of the multivariate Gaussian random
number generator. Table I shows the resource utilization obtained from the syn-
thesis stage from Quartus II. These results are used by the proposed algorithm in
order to optimize the architecture. As expected, the number of LUTs increases
linearly as the precision increases. In order to make a direct comparison between
the proposed approach and [Thomas and Luk 2008b] and [Saiprasert et al. 2008],
DSP48 functionality has been mapped to logic on the same FPGA device. Note
that all the generated designs have been successfully synthesized to a frequency in
the range of 380 to 420 MHz.
Table I. Computational Block synthesis results.
Wordlength Resource Usage (LUTs)
4 115
9 206
15 300
18 332
7.2 Evaluation of Proposed Methodology
In this section we evaluate the performance of the proposed methodology in com-
parison to the existing approaches from the literature. The performance of the
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three proposed algorithms is assessed and it is compared against the state-of-the-
art approaches in [Thomas and Luk 2008b] and [Saiprasert et al. 2008].
The five algorithms are applied to a randomly generated 5x5 covariance matrix.
The generated architectures are synthesized and 100,000 vectors of multivariate
Gaussian numbers are produced from each of these designs in order to construct
the corresponding sample covariance matrices.
The plot in Figure 6 illustrates the mean square error in the approximation of
the original covariance matrix and the sample covariance matrices for a range of
designs generated by the five algorithms.
From the plot it is important to note that the three proposed algorithms and the
approach in [Saiprasert et al. 2008] have the flexibility to produce designs across all
of the available design space. In contrast, the approach in [Thomas and Luk 2008b]
can only produce one fixed design for a given covariance matrix. This is due to
the decomposition technique utilized in the proposed approach and the approach
in [Saiprasert et al. 2008].
Let us consider the relative performance between the three proposed algorithms
and the approach in [Thomas and Luk 2008b]. The plots show that the designs
generated from Algorithm 1 and Algorithm 2 are inferior to [Thomas and Luk
2008b] since the obtained errors are higher for similar resource usage. However,
the design generated from Algorithm 3 with similar resource usage to [Thomas and
Luk 2008b] produces a better approximation error than [Thomas and Luk 2008b].
Moreover, the plot demonstrates that the hardware resource utilization of the
three proposed algorithms are significantly reduced in comparison to the approach
in [Saiprasert et al. 2008]. This is mainly due to the use of Eigenvalue decomposition
algorithm to decompose the input covariance matrix instead of decomposing the
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resulting matrix from the Cholesky decomposition, which reduces the number of
multiplication by half.
As expected, Algorithm 3 performs better than Algorithm 1 and Algorithm 2
with respect to the approximation error of the covariance matrix. The error plots
of the three algorithms remain approximately the same for designs smaller than
1000 LUTs. However, after this point Algorithm 3 generates the best designs which
produce significantly less approximation error. This demonstrates the fact that
the technique of selecting the coefficients by minimizing the objective function in
Algorithm 3, which encapsulates the correlation between the truncation errors, min-
imizes the overall error of the system leading to an improved design performance.
The reason for a significant improvement after 1000 LUTs is due to the fact that at
this point the number of decomposition level reaches the rank of the matrix under
consideration. This will be discussed in more detail in the next section.
In order to make a direct comparison between the proposed approach and the
approach in [Thomas and Luk 2008b], Algorithm 3 has been applied to the same 5x5
matrix but utilizing only DSP blocks to map the computation paths. The result is
another set of architectures plotted on the graph where it can be observed that for
the same number of utilized DSP blocks, Algorithm 3 obtains better approximation
error than the approach in [Thomas and Luk 2008b]. This is due to the fact that
the correlation between the truncation errors of each DSP is taken into account
during the selection of the coefficients.
7.3 Error Distribution
The purpose of this experiment is to investigate the distribution of the two error
domains, quantization and correlation of the truncation errors, over a range of
designs for the 5x5 covariance matrix from section 7.2. Figure 7 shows a plot of the
distribution of the quantization error relative to the total approximation error for
designs generated from Algorithm 3 over 7 decomposition levels using fixed precision
computational block, 4,8 and 18 bits respectively. It can be clearly seen that the
graph is divided into two distinct areas. The quantization error is dominant for the
first 4 decomposition levels while the truncation error becomes dominant after the
fifth level of decomposition. This is due to the fact that the decomposition level
reaches the rank of the matrix. In addition, the drop in quantization error as the
decomposition levels increase is steeper when higher precision is allocated in the
datapaths. It is important to note that since fixed point precision is deployed in
this work, the quantization error does not reach zero after reaching a decomposition
level equal to the rank of the matrix. Thus, after having reached this decomposition
level in the approximation, the overall approximation error can be minimized by
targeting the error due correlation of the truncation errors in the datapath.
7.4 Effects of Coefficient Optimization
Figure 8 illustrates a plot of the quantization error of the same 5x5 matrix as in
section 7.2 for a set of designs generated using the three algorithms in the proposed
methodology. The plot of Algorithm 1 behaves as expected since the approximation
error decreases as we add more computational blocks to approximate the original
matrix. However, a different trend is observed for Algorithm 3 after the number
of decomposition levels has reached the rank of the input covariance matrix. In
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this case, the approximation error does not decrease as anticipated. This is due to
the fact that the coefficients are selected in a way to minimize the impact of the
correlation of the truncation errors in the sample covariance matrix. Algorithm 2
may exhibit the same behaviour as Algorithm 3.
7.5 Analysis of Actual Approximation Error
This section focuses on the comparison between the estimated error of each of
the generated architectures from the three proposed algorithms with the empirical
error obtained from the sample covariance matrix using 100,000 vectors. Similar
to previous experiments, this is the result of the same 5x5 covariance matrix as in
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section 7.2. The plots in Figure 9 show the comparison between the estimated and
the actual approximation errors from the three proposed algorithms. As expected
for Algorithm 1, the gap between the predicted error by the algorithm and the
actual error is very large as the objective function does not model the error due to
truncation operations. The estimation of approximation error in Algorithm 2 and
Algorithm 3 is similar since both algorithms model the impact of the correlation
due to the truncation in the sample covariance matrix providing a better estimate
of the final error. It can be observed from Figures 9(b) and 9(c) that there are still
some deviation between the estimated and the actual error despite the inclusion of
truncation error in the optimization criteria. The gap in these plots suggests that
the remaining error is due to other factors which the proposed approach has not
yet modeled, which will be part of the future work.
8. CONCLUSION
This paper has presented a novel approach to construct hardware architectures to
generate random samples from a multivariate Gaussian distribution. The proposed
approach is based on the Eigenvalue decomposition technique where the computa-
tion path is decomposed into paths with different precision requirements in order
to minimize the resource usage with minimal impact to the quality of the random
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samples. An analysis of the error due to the truncation/rounding operations along
the datapath has been presented, and an expression that models the overall error
inserted into the system is derived. As a result, three algorithms are proposed to
minimize the error inserted into the system. Experimental results have demon-
strated that by dedicating appropriate precisions to different computational paths,
the error at the output of the system and the resource usage can be minimized.
Moreover, this work demonstrates the impact of the correlation of the trunca-
tion/rounding operations to the output of the system and provides a methodology
to minimize it.
For future work we plan to investigate alternative metrics as the objective func-
tion in order to select appropriate coefficients for the hardware architecture, and to
model the remaining sources of error in the system.
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